

# Task Graph Parallelism on GPUs via CUDAGraphs

**Mit Kotak, Kaushik Kulkarni**

University of Illinois at Urbana-Champaign

October 27, 2022

# Motivation

## MIRGE-Com: Overview

- ▶ DG-FEM solver using array-valued data flow graphs.
- ▶ For our experiments, we use an unfused version of the operator.

## Problem

- ▶ Target the concurrency across the launched GPU kernels.
  - Would lead to better device usage at lower problem sizes.
  - Hypothesize: Cost savings from:
    - \* Lower launch overhead
    - \* Exploiting overlap

## Approach

- ▶ Develop a new `ArrayContext`.
- ▶ Map *Numpy*-like operations to graph-based IR (*Pytato*).
- ▶ Generate *CUDAGraph* source code by mapping *Pytato* IR onto *PyCUDA*.

# Code Transformation

```
actx = PytatoCUDAGraphArrayContext()
def f():
    return actx.zeros(100, dtype="float") + 1
f_compiled = actx.compile(f)
f_compiled()
```

Figure: Arraycontext Program




Figure: Generated *CUDAGraph*

# Code Transformation

```
actx = PytatoCUDAGraphArrayContext()  
def f():  
    return actx.zeros(100, dtype="float") + 1  
f_compiled = actx.compile(f)  
f_compiled()
```

```
import pycuda.driver as _pt_drv  
import numpy as np  
from pycuda.compiler import SourceModule as _pt_SourceModule  
from pycuda import gpuarray as _pt_gpuarray  
from functools import cache  
_pt_mod_1 = _pt_SourceModule('#define bIdx(N) ((int) blockIdx.N)\n#define tIdx(N) ((int) threadIdx.N)\n\nnextern "C" __global__ void __launch_bounds__(32) knl_fill_0(double *__restrict__ out)\n{\n    if (99 +  
        -1 * tIdx(x) + -32 * bIdx(x) >= 0)\n        {\n            int const ibatch = 0;\n            out[tIdx(x) + 32 * bIdx(x)  
                ] = 0.0;\n        }\n}\n')  
_pt_mod_2 = _pt_SourceModule('#define bIdx(N) ((int) blockIdx.N)\n#define tIdx(N) ((int) threadIdx.N)\n\nnextern "C" __global__ void __launch_bounds__(32) knl_add_xi_100_x2_1(double *__restrict__ out,  
double const *__restrict__ in0)\n{\n    if (99 + -1 * tIdx(x) + -32 * bIdx(x) >= 0)\n        {\n            int  
const ibatch = 0;\n            out[tIdx(x) + 32 * bIdx(x)] = in0[tIdx(x) + 32 * bIdx(x)] + 11;\n        }\n}\n')  
  
@cache  
def exec_graph_builder():  
    _pt_g = _pt_drv.Graph()  
    _pt_buffer_acc = {}  
    _pt_node_acc = {}  
    (_pt_memalloc_0, _pt_array_0) = _pt_g.add_memalloc_node(size=800, dependencies=[])  
    _pt_kernel_0 = _pt_g.add_kernel_node(_pt_array_0, func=_pt_mod_1.get_function('knl_fill_0'), block=(32,  
1, 1), grid=(4, 1, 1), dependencies=[_pt_memalloc_0])  
    _pt_buffer_acc['_pt_array_0'] = _pt_array_0  
    _pt_node_acc['_pt_kernel_0'] = _pt_kernel_0  
    (_pt_memalloc, _pt_array) = _pt_g.add_memalloc_node(size=800, dependencies=[_pt_kernel_0])  
    _pt_kernel = _pt_g.add_kernel_node(_pt_array, _pt_array_0, func=_pt_mod_2.get_function('knl_add_xi_100_x2_1'), block=(32, 1, 1), grid=(4, 1, 1), dependencies=[_pt_memalloc, _pt_kernel_0])  
    _pt_buffer_acc['_pt_array'] = _pt_array  
    _pt_buffer_acc['_pt_kernel'] = _pt_kernel  
    _pt_node_acc['_pt_array'] = _pt_array  
    _pt_g.add_memfree_node(_pt_array_0, [_pt_kernel, _pt_kernel_0])  
    _pt_g.add_memfree_node(_pt_array, [_pt_kernel])  
    return (_pt_g.get_exec_graph(), _pt_g, _pt_node_acc, _pt_buffer_acc)  
  
def f(allocator=_pt_drv.mem_alloc):  
    _pt_result = _pt_gpuarray.GPUArray((100,), dtype='float64', allocator=allocator)  
    (_pt_exec_g, _pt_g, _pt_node_acc, _pt_buffer_acc) = exec_graph_builder()  
    _pt_node_acc['_pt_kernel'] = _pt_kernel  
    _pt_exec_g.set_kernel_node_params(_pt_buffer_acc['_pt_array_0'], kernel_node=_pt_node_acc['_pt_kernel_0'])  
    _pt_exec_g.set_kernel_node_params(_pt_result.gpudata, _pt_buffer_acc['_pt_array_0'], kernel_node=  
_pt_node_acc['_pt_kernel'])  
    _pt_exec_g.launch()  
    _pt_tmp = ('_pt_out_', _pt_result)  
    return _pt_tmp
```

Figure: Arraycontext Program


Graph dependencies

Figure: Generated PyCUDA code


# Experimental Setup

- ▶ Nvidia Titan V
  - Peak Double prec. FLOps: 6144 GFLOps/s
  - Peak bandwidth: 652.8 GB/s
- ▶ 3D Wave and Euler Operators
- ▶  $p \in \{1, 2, 3, 4\}$
- ▶ #Tetrahedrons in mesh: 10K (for lower orders)- 27K (for higher orders)
- ▶ OpenCL Implementation: PoCL-CUDA (3.0)
- ▶ Benchmarks, run instructions at [github.com/mitkotak/dg\\_benchmarks](https://github.com/mitkotak/dg_benchmarks)

# Wave Operator



# Euler Operator





# Key Takeaways

- ▶ `PytatoCUDAGraphArraycontext` abstraction can compile real-world DG-FEM operators.
  - as a drop-in replacement for array program backend.
- ▶ Observed a speedup of 3-6x for Wave and 1.5-3x for Euler.

## Open Questions

- Is `CUDAGraph+FusionActx` profitable for MIRGE-Com?
  - \* Develop a performance model for *CUDAGraphs*.
  - \* Model peak memory usage for *CUDAGraphs*.

## Future Work

- Upstream the work: Integrate with *PyCUDA*, *Pytato*, *Arraycontext*.